Ivan Kastelan, Zoran Krajacevic. Synthesizable SystemVerilog Assertions as a Methodology for SoC. In Miroslav Popovic, editor, First IEEE Eastern European Conference on the Engineering of Computer Based Systems, ECBS-EERC 2009, Novi Sad, Serbia, September 7-8, 2009. pages 120-127, IEEE, 2009. [doi]
Abstract is missing.