A Low-Latency Syndrome-based Deep Learning Decoder Architecture and its FPGA Implementation - researchr publication

researchr

You are not signed in
Sign in
Sign up

E. Kavvousanos, Vassilis Paliouras. A Low-Latency Syndrome-based Deep Learning Decoder Architecture and its FPGA Implementation. In 11th International Conference on Modern Circuits and Systems Technologies, MOCAST 2022, Bremen, Germany, June 8-10, 2022. pages 1-4, IEEE, 2022. [doi]

Abstract is missing.

runs on WebDSL