Multiple-Valued Current-Mode Arithmetic Circuits Based on Redundant Positive-Digit Number Representations

Shoji Kawahito, K. Mizuno, Tasuro Nakamura. Multiple-Valued Current-Mode Arithmetic Circuits Based on Redundant Positive-Digit Number Representations. In ISMVL. pages 330-339, 1991.

Authors

Shoji Kawahito

This author has not been identified. Look up 'Shoji Kawahito' in Google

K. Mizuno

This author has not been identified. Look up 'K. Mizuno' in Google

Tasuro Nakamura

This author has not been identified. Look up 'Tasuro Nakamura' in Google