Redundant Radix-2r Number System for Accelerating Arithmetic Operations on the FPGAs

Kensuke Kawakami, Koji Shigemoto, Koji Nakano. Redundant Radix-2r Number System for Accelerating Arithmetic Operations on the FPGAs. In Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies, PDCAT 2008, Dunedin, Otago, New Zealand, 1-4 December 2008. pages 370-377, IEEE Computer Society, 2008. [doi]

Authors

Kensuke Kawakami

This author has not been identified. Look up 'Kensuke Kawakami' in Google

Koji Shigemoto

This author has not been identified. Look up 'Koji Shigemoto' in Google

Koji Nakano

This author has not been identified. Look up 'Koji Nakano' in Google