The following publications are possibly variants of this publication:
- An FPGA Implementation for a Flexible-Length-Arithmetic Processor Employing the FDFM Processor Core ApproachTatsuya Kawamoto, Xin Zhou, Jacir Luiz Bordim, Yasuaki Ito, Koji Nakano. ieicet, 99-D(12):2901-2910, 2016. [doi]
- An FPGA implementation for neural networks with the FDFM processor core approachYuki Ago, Yasuaki Ito, Koji Nakano. paapp, 28(4):308-320, 2013. [doi]
- The Parallel FDFM Processor Core Approach for CRT-based RSA DecryptionYasuaki Ito, Koji Nakano, Song Bo. ijnc, 2(1):79-96, 2012. [doi]
- Efficient Implementation of FDFM Approach for Euclidean Algorithms on the FPGAXin Zhou, Koji Nakano, Yasuaki Ito. ijnc, 6(2):420-435, 2016. [doi]
- Parallel FDFM Approach for Computing GCDs Using the FPGAXin Zhou, Koji Nakano, Yasuaki Ito. ppam 2016: 238-247 [doi]
- The Parallel FDFM Processor Core Approach for Neural NetworksYuki Ago, Atsuo Inoue, Koji Nakano, Yasuaki Ito. ic-nc 2011: 113-119 [doi]