An extendable global clock high-speed binary counter compatible to the FPGA CLBs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sarang Kazeminia, Maryam Ghafoorzadeh, Faeze Noruzpur. An extendable global clock high-speed binary counter compatible to the FPGA CLBs. In 24th International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2017, Bydgoszcz, Poland, June 22-24, 2017. pages 220-223, IEEE, 2017. [doi]

This author has not been identified. Look up 'Sarang Kazeminia' in GoogleThis author has not been identified. Look up 'Maryam Ghafoorzadeh' in GoogleThis author has not been identified. Look up 'Faeze Noruzpur' in Google

runs on WebDSL