Erratum: High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic

Avadhoot Khairnar, Bhavuk Chauhan, Geetanjali Sharma, Amit M. Joshi 0001. Erratum: High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic. Journal of Circuits, Systems, and Computers, 31(18), December 2022. [doi]

Authors

Avadhoot Khairnar

This author has not been identified. Look up 'Avadhoot Khairnar' in Google

Bhavuk Chauhan

This author has not been identified. Look up 'Bhavuk Chauhan' in Google

Geetanjali Sharma

This author has not been identified. Look up 'Geetanjali Sharma' in Google

Amit M. Joshi 0001

This author has not been identified. Look up 'Amit M. Joshi 0001' in Google