Using Java optimized processor as an intellectual property core beside a RISC processor in FPGA - researchr publication

researchr

You are not signed in
Sign in
Sign up

Mohammad Erfan Khazaee, Shima Hoseinzadeh. Using Java optimized processor as an intellectual property core beside a RISC processor in FPGA. In 2014 East-West Design & Test Symposium, EWDTS 2014, Kiev, Ukraine, September 26-29, 2014. pages 1-6, IEEE Computer Society, 2014. [doi]

Abstract is missing.

runs on WebDSL