Improved Synthesis of Generalized Parallel Counters on FPGAs Using Only LUTs

Burhan Khurshid. Improved Synthesis of Generalized Parallel Counters on FPGAs Using Only LUTs. Journal of Circuits, Systems, and Computers, 27(1):1-18, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.