Juho Kim, Cyrus Bamji, Yanbin Jiang, Sachin S. Sapatnekar. Concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs. In ISPD. pages 130-135, 1997. [doi]
No references recorded for this publication.
No citations of this publication recorded.