The following publications are possibly variants of this publication:
- An Efficient Buffer Management Scheme for Implementing a B-Tree on NAND Flash MemoryHyun-Seob Lee, Sangwon Park, Ha-Joo Song, Dong-Ho Lee. icess 2007: 181-192 [doi]
- High-performance and low-power memory-interface architecture for video processing applicationsHansoo Kim, In-Cheol Park. tcsv, 11(11):1160-1170, 2001.
- Visual Image Processing RAM: Memory Architecture With 2-D Data Location Search and Data Consistency Management for a Multicore Object Recognition ProcessorJoo-Young Kim, Donghyun Kim, Seungjin Lee, Kwanho Kim, Hoi-Jun Yoo. tcsv, 20(4):485-495, 2010. [doi]