A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sungjin Kim, Ji Hyeon Cheon, Dong Soo Lee, YoungGun Pu, Sang-Sun Yoo, MinJae Lee, Keum-Cheol Hwang, Youngoo Yang, Kang-Yoon Lee. A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications. I. J. Circuit Theory and Applications, 47(11):1856-1868, 2019. [doi]

This author has not been identified. Look up 'Sungjin Kim' in GoogleThis author has not been identified. Look up 'Ji Hyeon Cheon' in GoogleThis author has not been identified. Look up 'Dong Soo Lee' in GoogleThis author has not been identified. Look up 'YoungGun Pu' in GoogleThis author has not been identified. Look up 'Sang-Sun Yoo' in GoogleThis author has not been identified. Look up 'MinJae Lee' in GoogleThis author has not been identified. Look up 'Keum-Cheol Hwang' in GoogleThis author has not been identified. Look up 'Youngoo Yang' in GoogleThis author has not been identified. Look up 'Kang-Yoon Lee' in Google

runs on WebDSL