A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications

Sungjin Kim, Ji Hyeon Cheon, Dong Soo Lee, YoungGun Pu, Sang-Sun Yoo, MinJae Lee, Keum-Cheol Hwang, Youngoo Yang, Kang-Yoon Lee. A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications. I. J. Circuit Theory and Applications, 47(11):1856-1868, 2019. [doi]

Abstract

Abstract is missing.