Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chris H. Kim, Kaushik Roy. Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors. In Vivek De, Mary Jane Irwin, Ingrid Verbauwhede, Christian Piguet, editors, Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002, Monterey, California, USA, August 12-14, 2002. pages 251-254, ACM, 2002. [doi]

This author has not been identified. Look up 'Chris H. Kim' in GoogleThis author has not been identified. Look up 'Kaushik Roy' in Google

runs on WebDSL