14.4 A 5GHz -95dBc-reference-Spur 9.5mW digital fractional-N PLL using reference-multiplied time-to-digital converter and reference-spur cancellation in 65nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hyojun Kim, Jinwoo Sang, Hyunik Kim, Youngwoo Jo, Taeik Kim, Hojin Park, Seong-Hwan Cho. 14.4 A 5GHz -95dBc-reference-Spur 9.5mW digital fractional-N PLL using reference-multiplied time-to-digital converter and reference-spur cancellation in 65nm CMOS. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015, Digest of Technical Papers, San Francisco, CA, USA, February 22-26, 2015. pages 1-3, IEEE, 2015. [doi]

This author has not been identified. Look up 'Hyojun Kim' in GoogleThis author has not been identified. Look up 'Jinwoo Sang' in GoogleThis author has not been identified. Look up 'Hyunik Kim' in GoogleThis author has not been identified. Look up 'Youngwoo Jo' in GoogleThis author has not been identified. Look up 'Taeik Kim' in GoogleThis author has not been identified. Look up 'Hojin Park' in GoogleThis author has not been identified. Look up 'Seong-Hwan Cho' in Google

runs on WebDSL