36-Gb/s CDR IC using simple passive loop filter combined with passive load in phase detector

Keiji Kishine, Hiroshi Inoue, Kosuke Furuichi, Natsuyuki Koda, Hiromu Uemura, Hiromi Inaba, Makoto Nakamura, Akira Tsuchiya. 36-Gb/s CDR IC using simple passive loop filter combined with passive load in phase detector. In International SoC Design Conference, ISOCC 2016, Jeju, South Korea, October 23-26, 2016. pages 61-62, IEEE, 2016. [doi]

Authors

Keiji Kishine

This author has not been identified. Look up 'Keiji Kishine' in Google

Hiroshi Inoue

This author has not been identified. Look up 'Hiroshi Inoue' in Google

Kosuke Furuichi

This author has not been identified. Look up 'Kosuke Furuichi' in Google

Natsuyuki Koda

This author has not been identified. Look up 'Natsuyuki Koda' in Google

Hiromu Uemura

This author has not been identified. Look up 'Hiromu Uemura' in Google

Hiromi Inaba

This author has not been identified. Look up 'Hiromi Inaba' in Google

Makoto Nakamura

This author has not been identified. Look up 'Makoto Nakamura' in Google

Akira Tsuchiya

This author has not been identified. Look up 'Akira Tsuchiya' in Google