An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

JongHyun Ko, Kwanwoo Park, Suhyeong Yong, TaeGam Jeong, Taehak Kim, Taigon Song. An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS. In 51st IEEE International Symposium on Multiple-Valued Logic, ISMVL 2021, Nur-Sultan, Kazakhstan, May 25-27, 2021. pages 189-194, IEEE, 2021. [doi]

This author has not been identified. Look up 'JongHyun Ko' in GoogleThis author has not been identified. Look up 'Kwanwoo Park' in GoogleThis author has not been identified. Look up 'Suhyeong Yong' in GoogleThis author has not been identified. Look up 'TaeGam Jeong' in GoogleThis author has not been identified. Look up 'Taehak Kim' in GoogleThis author has not been identified. Look up 'Taigon Song' in Google

runs on WebDSL