Modeling and Simulation of Delay Faults in CMOS Logic Circuits

S. Koeppe. Modeling and Simulation of Delay Faults in CMOS Logic Circuits. In Proceedings International Test Conference 1986, Washington, D.C., USA, September 1986. pages 530-537, IEEE Computer Society, 1986.

Abstract

Abstract is missing.