Gate-Level Register Relocation in Generalized Synchronous Framework for Clock Period Minimization

Yukihide Kohira, Atsushi Takahashi. Gate-Level Register Relocation in Generalized Synchronous Framework for Clock Period Minimization. IEICE Transactions, 90-A(4):800-807, 2007. [doi]

Abstract

Abstract is missing.