A Fast Gate-Level Register Relocation Method for Circuit Size Reduction in General-Synchronous Framework

Yukihide Kohira, Atsushi Takahashi. A Fast Gate-Level Register Relocation Method for Circuit Size Reduction in General-Synchronous Framework. IEICE Transactions, 91-A(10):3030-3037, 2008. [doi]

Abstract

Abstract is missing.