FPGA Implementations of a Parallel Associative Processor with Multi-Comparand Multi-Search Operations

Zbigniew Kokosinski, Bartlomiej Malus. FPGA Implementations of a Parallel Associative Processor with Multi-Comparand Multi-Search Operations. In 7th International Symposium on Parallel and Distributed Computing (ISPDC 2008), 1-5 July 2008, Krakow, Poland. pages 444-448, IEEE Computer Society, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.