Design and Testing of Digital Logic Gates Using HCS Macro-Model

Snigdha Chowdhury Kolay, Mandakinee Bandyopadhyay, Subrata Chattopadhyay. Design and Testing of Digital Logic Gates Using HCS Macro-Model. IEEE Trans. Circuits Syst. II Express Briefs, 70(3):1134-1138, March 2023. [doi]

Authors

Snigdha Chowdhury Kolay

This author has not been identified. Look up 'Snigdha Chowdhury Kolay' in Google

Mandakinee Bandyopadhyay

This author has not been identified. Look up 'Mandakinee Bandyopadhyay' in Google

Subrata Chattopadhyay

This author has not been identified. Look up 'Subrata Chattopadhyay' in Google