Design and Testing of Digital Logic Gates Using HCS Macro-Model

Snigdha Chowdhury Kolay, Mandakinee Bandyopadhyay, Subrata Chattopadhyay. Design and Testing of Digital Logic Gates Using HCS Macro-Model. IEEE Trans. Circuits Syst. II Express Briefs, 70(3):1134-1138, March 2023. [doi]

Abstract

Abstract is missing.