Logic Locking Designs at Transistor Level for Full Adders

Sandeep Kolla, Ayesha Sk, Sreehari Veeramachaneni, Sk. Noor Mahammad. Logic Locking Designs at Transistor Level for Full Adders. In IEEE International Symposium on Smart Electronic Systems, iSES 2022, Warangal, India, December 18-22, 2022. pages 289-292, IEEE, 2022. [doi]

Authors

Sandeep Kolla

This author has not been identified. Look up 'Sandeep Kolla' in Google

Ayesha Sk

This author has not been identified. Look up 'Ayesha Sk' in Google

Sreehari Veeramachaneni

This author has not been identified. Look up 'Sreehari Veeramachaneni' in Google

Sk. Noor Mahammad

This author has not been identified. Look up 'Sk. Noor Mahammad' in Google