Sandeep Kolla, Ayesha Sk, Sreehari Veeramachaneni, Sk. Noor Mahammad. Logic Locking Designs at Transistor Level for Full Adders. In IEEE International Symposium on Smart Electronic Systems, iSES 2022, Warangal, India, December 18-22, 2022. pages 289-292, IEEE, 2022. [doi]
Abstract is missing.