Accelerating 128-bit Floating-Point Matrix Multiplication on FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Fumiya Kono, Naohito Nakasato, Maho Nakata. Accelerating 128-bit Floating-Point Matrix Multiplication on FPGAs. In 31st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2023, Marina Del Rey, CA, USA, May 8-11, 2023. pages 204, IEEE, 2023. [doi]

This author has not been identified. Look up 'Fumiya Kono' in GoogleThis author has not been identified. Look up 'Naohito Nakasato' in GoogleThis author has not been identified. Look up 'Maho Nakata' in Google

runs on WebDSL