Eugene Koskin. Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks. In 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016, Monte Carlo, Monaco, December 11-14, 2016. pages 434-435, IEEE, 2016. [doi]
Abstract is missing.