Semianalytical model for high speed analysis of all-digital PLL clock-generating networks

Eugene Koskin, Dimitri Galayko, Orla Feely, Elena Blokhina. Semianalytical model for high speed analysis of all-digital PLL clock-generating networks. In IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017. pages 1-4, IEEE, 2017. [doi]

Authors

Eugene Koskin

This author has not been identified. Look up 'Eugene Koskin' in Google

Dimitri Galayko

This author has not been identified. Look up 'Dimitri Galayko' in Google

Orla Feely

This author has not been identified. Look up 'Orla Feely' in Google

Elena Blokhina

This author has not been identified. Look up 'Elena Blokhina' in Google