Andrzej Krasniewski. Evaluation of Delay Fault Testability of LUT Functions for Improved Efficiency of FPGA Testing. In Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 4-6 September 2001, Warsaw, Poland. pages 310-317, IEEE Computer Society, 2001. [doi]
Abstract is missing.