Joseph F. Kruy. A fast conditional sum adder using carry bypass logic. In Robert W. Rector, editor, Proceedings of the 1965 fall joint computer conference, part I, AFIPS 1965 (Fall, part I), Las Vegas, Nevada, USA, November 30 - December 1, 1965. pages 695-703, ACM, 1965. [doi]
Abstract is missing.