Binod Kumar 0001, Kanad Basu, Masahiro Fujita, Virendra Singh. Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(1):248-261, 2020. [doi]
No references recorded for this publication.
No citations of this publication recorded.