A SCA-Resistant AES Engine in 14nm CMOS with Time/Frequency-Domain Leakage Suppression using Non-Linear Digital LDO Cascaded with Arithmetic Countermeasures

Raghavan Kumar, Xiaosen Liu, Vikram Suresh, Harish Krishnamurthy, Mark Anders, Himanshu Kaul, Krishnan Ravichandran, Vivek De, Sanu Mathew. A SCA-Resistant AES Engine in 14nm CMOS with Time/Frequency-Domain Leakage Suppression using Non-Linear Digital LDO Cascaded with Arithmetic Countermeasures. In IEEE Symposium on VLSI Circuits, VLSI Circuits 2020, Honolulu, HI, USA, June 16-19, 2020. pages 1-2, IEEE, 2020. [doi]

Authors

Raghavan Kumar

This author has not been identified. Look up 'Raghavan Kumar' in Google

Xiaosen Liu

This author has not been identified. Look up 'Xiaosen Liu' in Google

Vikram Suresh

This author has not been identified. Look up 'Vikram Suresh' in Google

Harish Krishnamurthy

This author has not been identified. Look up 'Harish Krishnamurthy' in Google

Mark Anders

This author has not been identified. Look up 'Mark Anders' in Google

Himanshu Kaul

This author has not been identified. Look up 'Himanshu Kaul' in Google

Krishnan Ravichandran

This author has not been identified. Look up 'Krishnan Ravichandran' in Google

Vivek De

This author has not been identified. Look up 'Vivek De' in Google

Sanu Mathew

This author has not been identified. Look up 'Sanu Mathew' in Google