Scaling probabilistic timing verification of hardware using abstractions in design source code

Jayanand Asok Kumar, Lingyi Liu, Shobha Vasudevan. Scaling probabilistic timing verification of hardware using abstractions in design source code. In Per Bjesse, Anna Slobodová, editors, International Conference on Formal Methods in Computer-Aided Design, FMCAD '11, Austin, TX, USA, October 30 - November 02, 2011. pages 196-205, FMCAD Inc., 2011. [doi]

Authors

Jayanand Asok Kumar

This author has not been identified. Look up 'Jayanand Asok Kumar' in Google

Lingyi Liu

This author has not been identified. Look up 'Lingyi Liu' in Google

Shobha Vasudevan

This author has not been identified. Look up 'Shobha Vasudevan' in Google