Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams

Jitendra Kumar, Yukio Miyasaka, Asutosh Srivastava, Masahiro Fujita. Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams. IEEE Trans. on CAD of Integrated Circuits and Systems, 42(4):1365-1378, April 2023. [doi]

Authors

Jitendra Kumar

This author has not been identified. Look up 'Jitendra Kumar' in Google

Yukio Miyasaka

This author has not been identified. Look up 'Yukio Miyasaka' in Google

Asutosh Srivastava

This author has not been identified. Look up 'Asutosh Srivastava' in Google

Masahiro Fujita

This author has not been identified. Look up 'Masahiro Fujita' in Google