Jayanand Asok Kumar, Shobha Vasudevan. Variation-Conscious Formal Timing Verification in RTL. In VLSI Design 2011: 24th International Conference on VLSI Design, IIT Madras, Chennai, India, 2-7 January 2011. pages 58-63, IEEE, 2011. [doi]
Abstract is missing.