Sachin Kumawat, Rahul Shrestha, Nikunj Daga, Roy P. Paily. High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule. IEEE Trans. on Circuits and Systems, 62-I(5):1421-1430, 2015. [doi]
Abstract is missing.