Balakrishna Kumthekar, Fabio Somenzi. Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs. In 2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March 2000, Paris, France. pages 202-207, IEEE Computer Society, 2000. [doi]
No references recorded for this publication.
No citations of this publication recorded.