-1-box implementation for 128-bit AES on FPGA

Dur-e-Shahwar Kundi, Arshad Aziz, Majida Kazmi. -1-box implementation for 128-bit AES on FPGA. Security and Communication Networks, 8(9):1725-1731, 2015. [doi]

Authors

Dur-e-Shahwar Kundi

This author has not been identified. Look up 'Dur-e-Shahwar Kundi' in Google

Arshad Aziz

This author has not been identified. Look up 'Arshad Aziz' in Google

Majida Kazmi

This author has not been identified. Look up 'Majida Kazmi' in Google