Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI

Stefan Lachowicz, Kamran Eshraghian, Hans-Jörg Pfleiderer. Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI. In L. Miguel Silveira, Srinivas Devadas, Ricardo Augusto da Luz Reis, editors, VLSI: Systems on a Chip, IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI 99), December 1-4, 1999, Lisbon, Portugal. Volume 162 of IFIP Conference Proceedings, pages 245-256, Kluwer, 1999.

Authors

Stefan Lachowicz

This author has not been identified. Look up 'Stefan Lachowicz' in Google

Kamran Eshraghian

This author has not been identified. Look up 'Kamran Eshraghian' in Google

Hans-Jörg Pfleiderer

This author has not been identified. Look up 'Hans-Jörg Pfleiderer' in Google