Efficient Power Co-Estimation Techniques for System-on-Chip Design

Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luciano Lavagno. Efficient Power Co-Estimation Techniques for System-on-Chip Design. In 2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March 2000, Paris, France. pages 27-34, IEEE Computer Society, 2000. [doi]

Abstract

Abstract is missing.