VLSI architecture for low latency radix-4 CORDIC

Boppana Lakshmi, A. S. Dhar. VLSI architecture for low latency radix-4 CORDIC. Computers & Electrical Engineering, 37(6):1032-1042, 2011. [doi]

No reviews for this publication, yet.