A technique for designing self-checking logic for FPGAs

Parag K. Lala, A. L. Burress. A technique for designing self-checking logic for FPGAs. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 94-96, IEEE, 1999. [doi]

Authors

Parag K. Lala

This author has not been identified. Look up 'Parag K. Lala' in Google

A. L. Burress

This author has not been identified. Look up 'A. L. Burress' in Google