Transistor Level Synthesis Dedicated to Fast I.P. Prototyping

A. Landrault, L. Pellier, A. Richard, C. Jay, Michel Robert, Daniel Auvergne. Transistor Level Synthesis Dedicated to Fast I.P. Prototyping. In Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido, editors, Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002. Volume 2451 of Lecture Notes in Computer Science, pages 156-166, Springer, 2002. [doi]

Authors

A. Landrault

This author has not been identified. Look up 'A. Landrault' in Google

L. Pellier

This author has not been identified. Look up 'L. Pellier' in Google

A. Richard

This author has not been identified. Look up 'A. Richard' in Google

C. Jay

This author has not been identified. Look up 'C. Jay' in Google

Michel Robert

This author has not been identified. Look up 'Michel Robert' in Google

Daniel Auvergne

This author has not been identified. Look up 'Daniel Auvergne' in Google