A. Landrault, L. Pellier, A. Richard, C. Jay, Michel Robert, Daniel Auvergne. Transistor Level Synthesis Dedicated to Fast I.P. Prototyping. In Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido, editors, Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002. Volume 2451 of Lecture Notes in Computer Science, pages 156-166, Springer, 2002. [doi]
No references recorded for this publication.
No citations of this publication recorded.