The instruction systolic array - a parallel architecture for VLSI

Hans-Werner Lang. The instruction systolic array - a parallel architecture for VLSI. Integration, 4(1):65-74, 1986. [doi]

Authors

Hans-Werner Lang

This author has not been identified. Look up 'Hans-Werner Lang' in Google