Trapped charge and stress induced leakage current (SILC) in tunnel SiO::2:: layers of de-processed MOS non-volatile memory devices observed at the nanoscale

M. Lanza, M. Porti, M. Nafría, X. Aymerich, G. Ghidini, A. Sebastiani. Trapped charge and stress induced leakage current (SILC) in tunnel SiO::2:: layers of de-processed MOS non-volatile memory devices observed at the nanoscale. Microelectronics Reliability, 49(9-11):1188-1191, 2009. [doi]

Authors

M. Lanza

This author has not been identified. It may be one of the following persons: Look up 'M. Lanza' in Google

M. Porti

This author has not been identified. Look up 'M. Porti' in Google

M. Nafría

This author has not been identified. Look up 'M. Nafría' in Google

X. Aymerich

This author has not been identified. Look up 'X. Aymerich' in Google

G. Ghidini

This author has not been identified. Look up 'G. Ghidini' in Google

A. Sebastiani

This author has not been identified. Look up 'A. Sebastiani' in Google