An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions

Dominique Lavenier. An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions. Integration, 30(1):77-89, 2000. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: