High-speed VLSI architecture for parallel Reed-Solomon decoder

Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder. In ISCAS (3). pages 320-323, 2003. [doi]

Abstract

Abstract is missing.