Design methodology for on-chip bus architectures using system-on-chip network protocol

Jaesung Lee. Design methodology for on-chip bus architectures using system-on-chip network protocol. IET Circuits, Devices & Systems, 6(2):85-94, 2012. [doi]

Abstract

Abstract is missing.