Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector

Yongsoon Lee, Younhee Choi, Moon Ho Lee, Seok-Bum Ko. Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector. EURASIP J. Emb. Sys., 2009, 2009. [doi]

Abstract

Abstract is missing.